In this paper, a low Power, Gain Boosted Recycling Folded Cascode Operational Transconductance Amplifier (GB-RFC OTA) is described. The proposed GB-RFC OTA is designed using 130nm CMOS technology and achieves enhanced gain, unity gain bandwidth and slew rate with the low Power budget. The proposed circuit operates on 1V supply voltage and 200 µA bias current and consumes a power of 798µW.The GB-RFC has about 24dB higher gain and 37MHz higher unity Gain Bandwidth (GBW) compare to Double Recycling Folded cascode OTA (DRFC).
INTRODUCTION
Because of the growing market of battery operated mobile and portable electronic devices, the low voltage and low power supply is becoming one of the important research area in today's electronics industry. The power consumption is becoming as important as speed, gain and GBW. The OTA is still playing a dominant role in many analog designs. OTA is an amplifier whose differential input voltage produces an output current. So, it is a Voltage Controlled Current Source (VCCS) [1] [7] .
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The output current is a function of input differential voltage and transconductance of the circuit. The gain is represented by the product of effective transconductance and output impedance of the circuit. In this paper a Gain Boosted Recycling Folded Cascode Operational Transconductance Amplifier (GB-RFC OTA) is described in which the Gain is enhanced by increasing the output impedance of the circuit with the addition of extra cascoded gain stage which will further enhance the different parameters within the same area and power budget.
This paper organized as follows: the basics of proposed modifications are discussed in section II. Section III presents the Proposed GB-RFC OTA and the simulation results are presented in section IV. Finally, the Section V presents the conclusions.
CIRCUIT DESCRIPTION
In the GB RFC operational transconductance amplifier the gain is enhanced by increasing the output impedance of the circuit by providing the cascoded gain stage. The high gain often causes to instability so to achieve the stability and significant phase margin the miller compensation is used. As we know Dc gain can be expressed as
Where g meff is the effective transconductance and R out is the output impedance of the circuit.
So in order to increase the gain either the Transconductance or the output impedance can be enhanced but we know that the transconductance increases as square root of increase in bias current which cause to increase in power consumption. The transconductance is given by the expression:
Where the symbols have their usual meaning of µ is the surface mobility of channel, C ox is capacitance per unit area of gate oxide, W is effective channel width, L is effective channel length, λ is channel length modulation factor, I D is drain current and V DS is Drain to Source voltage. But the output resistance r o is given by the expression:
The output impedance can be enhanced in proportion to decrease in bias current. So in order to lower the power consumption it is better to increase the output impedance by decreasing the bias current.
Gain Boosting
The cascoded structures as shown in Fig. 2 are widely used to boost the gain [5] [7] . The transfer function of the cascode stage can be written as 
Which is approximately equal to g meff , the output voltage V o is given by
Rout is the output impedance of the whole circuit and is given by R out = g m2 r o2 + 1 r o1 + r o2 (9) R out ≅ g m2 r o2 r o1 (10) It produces the following expression of Dc gain (A o )
A o = g m1 r o1 g m2 r o2 + 1 (11) 
Miller Compensation
Although the multistage amplifiers may be used for high gains but such kind of high gain amplifiers are generally difficult to compensate [7] [20]. So we have to implement some compensation techniques to achieve the stability and significant phase margin. So in this design Single Miller Compensation Nulling Resistor (SMCNR) is used in which we place a compensation capacitor between the input and output nodes of the second inverting stage of the amplifier and the dominant pole is created due to Miller feedback and it will helps us to increase the high midband gap without affecting its dc response. But as the transistor gain of second stage increases the dominant poles decreases and non dominant pole increases and poles are split apart to stabilize the amplifier but this method also introduces a Right Half Plane (RHP) zero which causes negative phase shift and stability decreases. This zero arises because of the direct feed through of input to output through Miller capacitor. In order to increase the phase margin the RHP should be eliminated and lead compensation technique in which a nulling resistor in series with the compensation capacitor is used to increase the impedance of feed through path. In the proposed GB RFC OTA the gain is enhanced by increasing the output impedance because the output resistance increases in proportion to decrease in bias current.
Fig 3: SMCNR
So it makes the circuit power efficient to increase the output impedance by lowering the currents. The cascode gain stage is attached as shown in Fig. 4 to enhance the performance parameters.
The output impedance of the RFC circuit is given by:
6 ( 2 || 4 )|| 8 8 10 (12) The output impedance of GB-RFC is given by:
The circuit is characterized by performance parameters like Dc gain, UGB, Phase Margin, slew rate, noise and power. The different measures are fixed by various parameters like bias current, supply voltage, transistor size and biasing. 
SIMULATION RESULTS
The amplifier is fabricated using 130nm CMOS technology and voltage supply of 1V. The simulations are done with the help of Tanner EDA tool T-Spice and the different performance parameters like gain, UGB, phase margin, Slew rate are analyzed using W Edit. In comparison to previous designs like RFC OTA, IRFC OTA and DRFC OTA the GB RFC OTA has better performance parameters. The number of transistor in the proposed design is less as compare to DRFC OTA. The DC voltage gain for the circuit is 78.8dB which is 24.3dB more as compare to DRFC and the GBW of DRFC and GB RFC is 203.2 MHz and 240 MHz respectively which reflects the enhancement of 37 MHz as shown in Fig. 5 .
Fig 5: Gain
The gain variation of 10 dB and phase margin of 5 0 is observed with the temp variation of -20 0 C to 100 0 C. That reflects that there is very little effect of temperature on its performance parameters. The phase Margin of 55.09 deg is observed as shown in Fig. 6 with a small reduction of phase Margin as compare to DRFC.
The maximum and minimum power consumption of the circuit is 798.8µW and 602.9 µW respectively as shown in Fig.7 . The bias current of 200 µA is used to make the circuit of GB RFC power efficient as compare to 800 µA in RFC and DRFC. The spectral density of input referred noise when calculated over a frequency range of 1Hz to 100MHz is found to be 28.4 µVrms. In order to measure the slew rate, a large step signal of 1.5V at 5 MHz was applied to amplifiers and results are given in Fig.8 .The average slew rate of 102.05V/µs is achieved using a capacitive load of 2.5pF. 
CONCLUSION
A GB RFC OTA showing significant performance enhancement over the existing configurations like FC, RFC [2] , IRFC [3] and DRFC [4] is designed using 130nm CMOS technology .The output impedance of the circuit is enhanced by providing the cascode gain stage at the output and a significant increase in Gain, GBW and slew rate is achieved within the same power budget. The Miller compensation technique is used to increase the phase margin of the circuit.
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